Answers Database M1.4 Map - FATAL_ERROR:basnc:basncsignal.c:262:1.62 - Could not find a bel for a signal... Record #3527 Product Family: Software Product Line: FPGA Implementation Product Part: map Product Version: 1.4. Problem Title: M1.4 Map - FATAL_ERROR:basnc:basncsignal.c:262:1.62 - Could not find a bel for a signal... Problem Description: FATAL_ERROR:basnc:basncsignal.c:262:1.62 - Could not find a bel for a signal on pin Y of comp b3_u1_b3_source_select<1>. Its current programmed state is : CLKX:CLK ECX:EC CLKY:CLK DY:G XMUX:F F4MUX:F4I XQMUX:QX YQMUX:QY ECY:EC DX:H H1:C1 DIN:C1 SR:C3 EC:C4 H:#LUT:H=H1 RAMCLK:CLK G:#LUT:G=G1 F:#RAM: SRX:RESET FFX:#FF SRY:RESET FFY:#FF This error is an indication of a mapping error where a component has been created by the mapper that has an inconsistancy between the component's configuration and the external connectivity. In this case the Y pin of a CLB is involved. Solution 1: A fix for this error is included in the current M1.4 Core Applications patch available from the Xilinx Download Area: Solaris: ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sol17_m14.tar.Z SunOS ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sun17_m14.tar.Z HPUX: ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_hp17_m14.tar.Z Win95/NT: ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_nt17.zip End of Record #3527 - Last Modified: 08/18/98 18:10

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!