Answers Database


A1.4/F1.4 Map - XC5200 combinatorial latch implemented wrong in a f5_mux.


Record #3722

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.4.

Problem Title:
A1.4/F1.4 Map - XC5200 combinatorial latch implemented wrong in a f5_mux.


Problem Description:
Design has a latch that feeds logic. The output of the
latch goes to a and2b2 in design it is implemented as a
and2b1, the feed from the latch is not inverted



Solution 1:

This problem is fixed in the latest M1.4 Core Tools Patch available on the Xilinx Download Area:

Solaris:  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sol17_m14.tar.ZInternet Link
SunOS	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sun17_m14.tar.ZInternet Link
HPUX:	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_hp17_m14.tar.ZInternet Link
Win95/NT: ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_nt17.zipInternet Link






End of Record #3722 - Last Modified: 08/18/98 18:18

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!