Answers Database


M1.4 PAR: FATAL_ERROR:basnd:basndutils.c:130:1.6 - Internal Error - signal has a loop


Record #3794

Product Family: Software

Product Line: FPGA Implementation

Product Part: par

Product Version: 1.4

Problem Title:
M1.4 PAR: FATAL_ERROR:basnd:basndutils.c:130:1.6 - Internal Error - signal has a loop


Problem Description:
Urgency: standard

General Description: When guiding the PAR without guiding the MAP and checking the box " match guid e design exactly", the following error happens in PAR: FATAL_ERROR:basnd:basndutils.c:130:1.6 - Inte rnal Error - signal has a loop, router problem? Process will terminate. Please call Xilinx support .


Solution 1:

This is a bug in M1.4.12. It has been fixed in M1.5. Current workaround is to uncheck the box "match
  guide design exactly".




End of Record #3794 - Last Modified: 05/21/98 08:57

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!