Answers Database


A1.4/F1.4 Map - FATAL_ERROR:baste:bastetspec.c:908:1.69 - No pins of NC_SIGNAL ...


Record #3810

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.4.

Problem Title:
A1.4/F1.4 Map - FATAL_ERROR:baste:bastetspec.c:908:1.69 - No pins of NC_SIGNAL ...


Problem Description:
An environment variable (XIL_MAP_TOLERATE_TIG_ERROR) has been
added that changes certain timespec related fatal errors to
warnings. The errors ocurr when the correlation between the logical timespec constraint and the phys ical implementation is lost during mapping. Use of the environment variable caused the timespec to be lost, but allows map to continue. Many
of these cases have to do with lost TIGs, so the impact of
the lost timespec is that a path is over constrained.


Solution 1:

This new feature can be accessed by installing the latest M1.4 Core Tools Update available on the Xi linx Download Area:

Solaris:  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sol17_m14.tar.ZInternet Link
SunOS	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sun17_m14.tar.ZInternet Link
HPUX:	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_hp17_m14.tar.ZInternet Link
Win95/NT: ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_nt17.zipInternet Link

Setting the environment variable:
setenv XIL_MAP_TOLERATE_TIG_ERROR (work stations)
set XIL_MAP_TOLERATE_TIG_ERROR = TRUE (PCs)




End of Record #3810 - Last Modified: 08/18/98 18:24

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!