Answers Database


M1.4 Map - Map creates TIMEGRPs in PCF file that are incorrect.


Record #4060

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.4.

Problem Title:
M1.4 Map - Map creates TIMEGRPs in PCF file that are incorrect.


Problem Description:


A design was created with two timegroups (PCI_CLK and DSP_CLK)
each with aperiod timespec assigned to them. The resulting .pcf
has several BELs have incorrectly been put into both timegroups.


Solution 1:

This problem has been corrected in the latest Core Tools Update:

Solaris:  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sol17_m14.tar.ZInternet Link
SunOS	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sun17_m14.tar.ZInternet Link
HPUX:	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_hp17_m14.tar.ZInternet Link
Win95/NT: ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_nt17.zipInternet Link




End of Record #4060 - Last Modified: 08/18/98 18:30

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!