Answers Database
Orcad Capture: DRC reports port mismatch error in Xilinx design
Record #4139
Product Family: Software
Product Line: OrCAD
Product Part: capture
Product Version: 6.1
Problem Title:
Orcad Capture: DRC reports port mismatch error in Xilinx design
Problem Description:
Urgency: Standard
General Description: When running Capture's Design Rules Check
on a Xilinx design, a user may get a port mismatch error.
Solution 1:
Some Xilinx models in the Orcad library have ports that are
incorrectly labeled. You must relabel these ports.
To do so, descend into the part and change the hierarchical
port type from output to 3-state.
The models with mislabeled ports are:
BUFE, BUFE4, BUFE8, BUFE16, BUFT4, BUFT8, BUFT16, OBUFE, OBUFE4,
OBUFE8, OBUFE16, OBUFT4, OBUFT8, and OBUFT16.
End of Record #4139 - Last Modified: 08/26/98 13:37 |
