Answers Database


V1.5 COREGEN: Sample .COE files for Virtex block RAM


Record #4191

Product Family: Software

Product Line: Coregen

Product Part: Coregen

Product Version: c1_5

Problem Title:
V1.5 COREGEN: Sample .COE files for Virtex block RAM


Problem Description:
Urgency: standard

General Description:
Sample .COE files for Virtex block RAM


Solution 1:

Single Port Block RAM .coe file
-------------------------------


---- Clip here ----
component_name=myspbram;
Depth = 256;
Data_Width = 32;
Radix = 16;
Default_Data = FFF;
MEMORY_INITIALIZATION_VECTOR = FF0,F0F,0FF,FF4,F4F,4FF,FF8,F8F,8FF;



Solution 2:

Dual Port Block RAM .coe file
-----------------------------


---- Clip here ----
component_name=mydpbram;
Depth_A = 4096;
Data_Width_A = 16;
Depth_B = 1024;
Data_Width_B = 64;
Radix = 2;
Default_Data = 10101010;
MEMORY_INITIALIZATION_VECTOR=
1111111111111110,
1111111111111101,
1111111111111011,
1111111111110111;




End of Record #4191 - Last Modified: 08/17/98 17:21

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!