Answers Database


M1.4 5200: TRCE reports "0 items analyzed" on FROM:THRU:TO timespec


Record #4223

Product Family: Software

Product Line: FPGA Implementation

Product Part: trce

Product Version: 1.4

Problem Title:
M1.4 5200: TRCE reports "0 items analyzed" on FROM:THRU:TO timespec


Problem Description:
Urgency: Normal

General Description:

In M1.4.12, TRCE may report "0 items analyzed" on FROM:THRU:TO
TIMESPEC although source, thru-point, destination are all
valid. This has been observed only on XC5200 designs.
If the same design is targeted to other Xilinx family device,
TRCE correctly reports "1 item analyzed" on the same
FROM:THRU:TO TIMESPEC.


Solution 1:

When TPTHRU is defined in the XC5200 design, there may arise
a situation where the TPTHRU is mapped into an internal node
in the LC. Subsequently, TRCE (Timing Analyzer) fails to
analyze this path, thus, reporting "0 item analyzed".

This problem has already fixed in M1.5

The current workaround is to "externalize" the node where
the TPTHRU is defined. For example, if the TPTHRU is attached
to a node between some logic and some flop, prohibit the
packing of a LUT and a Flop into the same LC by assigning
different BLKNM values on each of these.




End of Record #4223 - Last Modified: 05/24/99 12:12

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!