Answers Database


A1.4/F1.4 Map - Map drops internal CLB connection, corrupting logic.


Record #4248

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.4.

Problem Title:
A1.4/F1.4 Map - Map drops internal CLB connection, corrupting logic.


Problem Description:
A case has been seen where map has corrupted the internal logic
of a CLB. The case involved a FG-LUT that should have driven both
a flop and the H-LUT, but the H-LUT connection was incorrectly
ommitted.



Solution 1:

This problem is fixed in the latest M1.4 Core Tools Update
available on the Xilinx Download Area:

Solaris:  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sol17_m14.tar.ZInternet Link
SunOS	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sun17_m14.tar.ZInternet Link
HPUX:	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_hp17_m14.tar.ZInternet Link
Win95/NT: ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_nt17.zipInternet Link





End of Record #4248 - Last Modified: 08/18/98 18:36

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!