Answers Database


A1.5/F1.5 XC3000 Map - FATAL_ERROR:x3kma:x3kmabel.c:752:1.15 - Didn't find out signal on bel 10 of comp A0_1


Record #4299

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.4.

Problem Title:
A1.5/F1.5 XC3000 Map - FATAL_ERROR:x3kma:x3kmabel.c:752:1.15 - Didn't find out signal on bel
10 of comp A0_1



Problem Description:
Keyword: map, 3000a, xnf

Urgency : Standard

General Description:
Map give the following error:

FATAL_ERROR:x3kma:x3kmabel.c:752:1.15 - Didn't find out
signal on bel 10 of comp A0_1. Process will terminate.
Please call Xilinx support.

The signal A0_1 is a bidirectional signal connecting
OBUFZ U136 and IBUF U135.


Solution 1:

This fatal error occurrs when there is a bidirectional IOB
that is getting trimmed because of a loadless IBUF.

In this case, IBUF U135 is driving net AI0_1, which ends up
loadless due to extensive trimming. M1 then attempt to trim
the A0_1 IOB, which leads to the fatal error.

WORKAROUND: Create a .ucf file with a 'SAVE' (NOCLIP)
property for the net in question:

NET netname S;	   --->for xnf netlist

NOTE: You should double check to determine what has caused the
extensive logic trimming that leads to a trimming of IO pins.





End of Record #4299 - Last Modified: 09/26/98 16:13

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!