Answers Database


A1.4/F1.4 - An environment variable has been added to 3k mapper to make map ignore invalid CLBMAPs rather than fatal error.


Record #4373

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.4.

Problem Title:
A1.4/F1.4 - An environment variable has been added to 3k mapper to make map ignore invalid CLBMAPs rather than fatal error.



Problem Description:
There have been several cases seen where designs fail mapping
because they contain CLBMAPs that are considered illegal by
M1 although XACT can handle them. An envireonment variable
has been added so that M1 will ignore the invalid CLBMAPs
rather than fail. The logic is mapped as if the CLBMAP were
not there.


Solution 1:

The new environment variable can be used after installing
the latest Core Tools Update:

Solaris:  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sol17_m14.tar.ZInternet Link
SunOS	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_sun17_m14.tar.ZInternet Link
HPUX:	  ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_hp17_m14.tar.ZInternet Link
Win95/NT: ftp://ftp.xilinx.com/pub/swhelp/M1.4_alliance/core_nt17.zipInternet Link


To set the environemnt variable:

Work Stations: setenv XIL_TOSS_INVALID_CLBMAPS TRUE
PCs: SET XIL_TOSS_INVALID_CLBMAPS = TRUE




End of Record #4373 - Last Modified: 08/18/98 18:35

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!