Answers Database


Mentor Graphics: PLD_DA: How to enter a TIG constraint


Record #4393

Product Family: Software

Product Line: Mentor

Product Part: pld_da

Product Version: 1.4

Problem Title:
Mentor Graphics: PLD_DA: How to enter a TIG constraint


Problem Description:
Urgency: Standard

General Description: This solution describes the method to place a TIG (Timing Ignore) property on a
  Mentor Design
Architect schematic net in order to tell the M1 tools to ignore
this path for timing driven placement and routing.


Solution 1:

To add a TIG constraint to a net:

1) Select the net. Make sure the vertex where the output of a
    symbol connects to the net. Be sure you have selected only
    that vertex; a single star should appear at that location.

2) Press the right mouse button.
    The Net popup menu will appear if you have selected a
    net or a pin.

3) Select the Properties -> Add -> Add Single Property
    command from the popup menu. The Add Property dialog box
    appears

4) In the Property Name box, type TIG

5) If the TIG property is to be applied globally to the
    design, leave the Property Value box empty. Otherwise,
    Type in the TS identifier to be ignored in the Property
    Value box.

6) Select String in the Property Type field and Select OK.






End of Record #4393 - Last Modified: 08/25/98 15:53

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!