Answers Database


M1.4 XC3000 Map - When using pack IOB flops option, the CE net is removed.


Record #4437

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.4

Problem Title:
M1.4 XC3000 Map - When using pack IOB flops option, the CE net is removed.


Problem Description:
Urgency: Standard

General Description:
In M1.4, when using the 'pack IOB flops' option, logic that generates a Clock Enable (CE) for intern al logic is trimmed incorrectly.



Solution 1:

The problem occurs when the 'pack IOB flops' option is used for 'Ouput only' or 'Input and Output'. The 'Input only' option does not cause this problem and can be used as a partial solution.

This issue is resolved in M1.5.









End of Record #4437 - Last Modified: 05/18/99 14:46

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!