Answers Database


Foundation F1.5: CPLD update available on FTP site


Record #4643

Product Family: Software

Product Line: Aldec

Product Part: Foundation Project Manager

Product Version: 1.5

Problem Title:
Foundation F1.5: CPLD update available on FTP site


Problem Description:
Urgency: Hot

General Description:

*****This update does not apply to 1.5i *****

This update is for the Foundation V1.5 software operating on Win 95 & NT 4.0.

This update includes all files necessary to update the XC9500 and XC9500XL
families with new speed file and package data. This file will also update the
Foundation Series V1.5 software to recognize these CPLD device speed changes.

This update also includes 'advanced' speed information for the:
XC9536XL-4, XC9572XL & 144XL -5 and XC95288XL-6 devices.

Support for XC95144XL device programming is also included in this update!


Solution 1:

***** Do not install this patch if you are using 1.5i. It will corrupt your install. *****

This patch is included in the F1.5i newer version of the software or you can
download the CPLD patch to add to your F1.5 version from the Xilinx FTP Site:

ftp://ftp.xilinx.com/pub/swhelp/M1.5_updates/f15_cpld_nt3.zipInternet Link


Installation Instructions:
First, two files in your existing Foundation install area must be modified.
Within Windows Explorer, navigate to the FNDTN\SYNTH\LIB directory.
Select XC9500.pts, right click, and select Properties. Uncheck the
'Read-only' box. Do the same for the XC9500XL.pts file.

Always make a backup of the files that you are going to replace as a
precautionary measure. Copy the file "cpld_nt3_f15.zip" into a temporary
directory. Unzip the file into the $XILINX directory (usually 'C:\FNDTN')
with the "Use Folder Names" box checked, if using WinZip or by using
the "-d" switch when using PKUNZIP.

Included Files: The following files are included, with appropriate directory
information.
	
		F15.FAM			/ACTIVE/EXE
		PCM.EXE			/ACTIVE/EXE

           HITOP.EXE /BIN/NT
           HPREP6.EXE /BIN/NT
           JTAGPGMR.EXE /BIN/NT
           JTAGPROG.EXE /BIN/NT
           TAENGINE.EXE /BIN/NT
           TSIM.EXE /BIN/NT
           ISP9500.DEF /DATA
           XC95144XL.ADR /DATA
           XC95144XL.BSD /DATA
           XC95144XL_TQ100.BSD /DATA
           XC95144XL_TQ144.BSD /DATA
           MODEL6.CHP /EPLD/DATA
           MODEL6.DEV /EPLD/DATA
           MODELF.TIM /EPLD/DATA
           XC9500.PTS /SYNTH/LIB
           XC9500XL.PTS /SYNTH/LIB
           XC9500.ACD /XC9500/DATA
           9536XL.SPD /XC9500XL/DATA
           9572XL.SPD /XC9500XL/DATA
           95144XL.SPD /XC9500XL/DATA
           95288XL.SPD /XC9500XL/DATA
           XC9500XL.ACD /XC9500XL/DATA




End of Record #4643 - Last Modified: 04/21/99 13:57

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!