Answers Database


A1.5/F1.5 - Fatal Error in map, xvkma:xvkmapper.c:955:1.77 - Can't Satisfy LOC/RLOC constraint.


Record #4695

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Problem Title:
A1.5/F1.5 - Fatal Error in map, xvkma:xvkmapper.c:955:1.77 - Can't Satisfy LOC/RLOC constraint.



Problem Description:
Urgency: Standard

General Description:
  Targetting a Virtex 300 gets the following error in map:
   FATAL_ERROR:xvkma:xvkmapper.c:955:1.77 - Cannot satisfy LOC/RLOC constraint on comp H22/H19/H10/
H5/$I27/H22/H19/H10/H5/I7 Process will terminate. Please call Xilinx support.


Solution 1:

This problem was fixed for the 1.5i release.




End of Record #4695 - Last Modified: 09/13/99 15:49

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!