Answers Database


M1.5 LOGIBLOX, NGDBUILD, SPARTAN, SPARTANXL: "ERROR:basnu:173 - The WAND symbol "../WANDxx" is not supported in the spartanxl architecture." LogiBLOX infers wired-ANDs for Spartan-XL Comparat or & RAM


Record #4711

Product Family: Software

Product Line: FPGA Implementation

Product Part: logiblox

Product Version: 1.5

Problem Title:
M1.5 LOGIBLOX, NGDBUILD, SPARTAN, SPARTANXL: "ERROR:basnu:173 - The WAND symbol "../WANDxx" is not supported in the spartanxl architecture." LogiBLOX infers wired-ANDs for Spartan-XL Comparat
or & RAM



Problem Description:
Urgency: Normal

General Description:

Wired ANDs may be inferred when a generating a Comparators
and Memories for Spartan-XL in LogiBLOX when the following
conditions hold:

COMPARATORS:

- Implementation Style is set to Maximum Speed
- the comparison to be implemented is "A=B" (Equality Check)
- data width is greater than 4

MEMORIES:

Wired ANDs may also be inferred when generating a RAM
in LogiBLOX which has a depth of 64 or more.


This causes an error in NGDBUILD about an unsupported
architectural feature:

"ERROR:basnu:173 - The WAND symbol "L3/WAND_3" is not supported
    in the spartanxl architecture. Of the currently installed architectures, the
   following support WAND symbols: XC4000E, XC4000EX, XC4000XL,
   XC4000XLA, XC4000XV."



Solution 1:

Wired ANDs (WANDs) are supported in 4K architectures, but not in Spartan or
SpartanXL.

The problem was corrected for the Spartan architecture in M1.5, but still
exists for SpartanXL.

For all other releases, the workaround is to change the target architecture to
Spartan instead of SpartanXL. Since the same resources exist in both the
Spartan and Spartan-XL architectures, the implementation targeting Spartan
should also be valid for Spartan-XL.




Solution 2:

For Comparators,

the alternate workaround is to explicitly set the implementation style to "Carry Logic" instead of "Maximum Speed".




End of Record #4711 - Last Modified: 03/25/99 21:26

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!