Answers Database


Floorplanner FAQ: Which users will best benefit from using the Floorplanner


Record #4837

Product Family: Software

Product Line: Merged Core

Product Part: Floorplanner

Product Version: 1.5

Problem Title:
Floorplanner FAQ: Which users will best benefit from using the Floorplanner


Problem Description:
Urgency: Standard

General Description: There are many ways to use the Floorplanner.
This solution record will mention the main three.


Solution 1:

Area Based Floorplanning: This is a new and powerful feature of the
Floorplanner that is the first part of Xilinxs plan to provide a "divide
and conquer" or "modular" approach to FPGA implementation. Based
upon design hierarchy, users can very quickly and easily partition their
design into general areas of the chip. The advantage of this approach
is that the place and route tools can work more efficiently as each area
can be viewed as a sub-design.



Solution 2:

Minor Placement Modifications: This is the capability to make quick
and simple changes to a design that has already gone through PAR.
The floorplanner provides a user-friendly view of the design and
allows easy visual "evaluation" of the placed design. Minor placement modifications and CLB packing changes are easily accomplished.



Solution 3:

Detailed Placement of Known Structures and Data Paths: This mode
of operation is perhaps the one most familiar to those who used the
previous (XACT5.2/6.0) Floorplanner. An expert user can take full
control of the placement of the design to align buses, place RAM
arrays, constrain RPMs with register banks, etc. This is the "power-
users" mode of operation and requires expert knowledge of the design,
the target device architecture, and the behavior of the main M1
implementation tools. Floorplanning in this mode is very much the
process that will likely require multiple iterations to achieve a design
that is superior to that obtained in the "automatic" flow.




End of Record #4837 - Last Modified: 07/13/99 08:41

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!