Answers Database


A1.5/F1.5 Map - RLOCs on BUFEs do not work correctly


Record #4862

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.5

Problem Title:
A1.5/F1.5 Map - RLOCs on BUFEs do not work correctly


Problem Description:
Urgency: Standard

ing this is happening.


Solution 1:

The workaround is to replace the BUFE with a BUFT and place an inverter on the
enable input. Then apply the RLOC to the BUFT.




End of Record #4862 - Last Modified: 10/29/98 15:46

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!