Answers Database


A1.5/F1.5 MAP - Map will not put two SRL16 instances into a single Virtex CLB


Record #4886

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.5

Problem Title:
A1.5/F1.5 MAP - Map will not put two SRL16 instances into a single Virtex CLB


Problem Description:
The SRL16 symbol takes up less than half of the resources of a single
Virtex CLB, yet MAP is only able to put one SRL16 per CLB, and nothing
else. In this way, MAP uses twice as many CLBs as it should. Setting
the RLOC attribute on two SRL16 instances to the same CLB will produce
a, "fatal error... placement constraint cannot be met," error.


Solution 1:

This problem is fixed in the M1.5i Performance Pack Update due to begin
shipping in December 1998.




End of Record #4886 - Last Modified: 10/29/98 15:40

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!