Answers Database


A1.5/F1.5 Map - INTERNAL_ERROR:xvkma:xvkmabel.c:566:1.16 seen with Synplify 5.0.7


Record #4900

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Problem Title:
A1.5/F1.5 Map - INTERNAL_ERROR:xvkma:xvkmabel.c:566:1.16 seen with Synplify 5.0.7


Problem Description:
Synplicity is releasing 5.0.7 of Synplify, but their 4KXL
designs result in the following errors:

This edf file gives me the following error in M1.5:
INTERNAL_ERROR:xvkma:xvkmabel.c:544:1.13 - XVKMA_BEL_C::getbelsconntosig(): 0
    returned: comp=sysrq
INTERNAL_ERROR:xvkma:xvkmabel.c:544:1.13 - XVKMA_BEL_C::getbelsconntosig(): 0
    returned: comp=sscg
INTERNAL_ERROR:xvkma:xvkmabel.c:544:1.13 - XVKMA_BEL_C::getbelsconntosig(): 0
    returned: comp=ss69
INTERNAL_ERROR:xvkma:xvkmabel.c:544:1.13 - XVKMA_BEL_C::getbelsconntosig(): 0
    returned: comp=ptwk
FATAL_ERROR:xvkma:xvkmaslice.c:3679:1.58 - domergeslices(): revused && !
    bymuxused Process will terminate. Please call Xilinx support.



Solution 1:

This problem was fixed in version 1.5i.






End of Record #4900 - Last Modified: 09/13/99 15:50

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!