Answers Database


A1.5/F1.5 - Synopsys design has multiple loads on net with some loads are not getting driven.


Record #4901

Problem Title:
A1.5/F1.5 - Synopsys design has multiple loads on net with some loads are not getting driven.



Problem Description:
A design from FPGA Compiler version 1997.08 is creating an sxnf with several buses where some of the
  driver are not getting connected to the loads. There are 54 x4kma:111 WARNINGs (FMAPs being remove
d) and 54 x4kma:340 WARNINGs (signals being removed) in the cubi_top.mrp report.



Solution 1:

This problem was fixed in version 1.5i.





End of Record #4901 - Last Modified: 09/13/99 15:51

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!