Answers Database


A1.5/F1.5 Map - FATAL_ERROR:baste:bastencdf - Error in attempt to create BELs.


Record #4914

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Problem Title:
A1.5/F1.5 Map - FATAL_ERROR:baste:bastencdf - Error in attempt to create BELs.


Problem Description:
Virtex mapper will fail with the following fatal error when all slices
are trimmed. In the case seen here, nothing but IOBs were left.

Map fails with:

FATAL_ERROR:baste:bastencdf - Error in attempt to
create BELs.


Solution 1:

The source of the trimming needs to be corrected. A short term fix is to map with the -u switch (don't trim unused logic) or to use noclip attributes on key nets that are involved in the trimming:

   NET <net name> S ;





End of Record #4914 - Last Modified: 10/27/98 15:17

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!