Answers Database


Abel macro feedthroughs are being ignored in F1.5


Record #4943

Product Family: Software

Product Line: CPLD Implementation

Product Part: hitop

Product Version: 1.5p

Problem Title:
Abel macro feedthroughs are being ignored in F1.5


Problem Description:
Urgency: Standard

General Description:

Using Foundation schematic with an Abel Macro.
If an output is connected directly to an input then the fitter trims the signal.

example:

module fd_thru
Title 'Macro with 1 input and 2 outputs. 1 output inverted, the other is a direct feedthrough'

Declarations

IN PIN;
OUT1 PIN;
OUT2 PIN;

Equations

OUT1 = IN;
OUT2 =!IN;

end fd_thru

On the schematic the pins are simply connected to buffers and pads.
The fitter trims OUT1 but OUT2 is fit correctly.
This problem exists for 9500 and 9500xl only.
FPGA implementation works correctly.




Solution 1:

The current solution is to add logic to the Abel file. Possibly put an inverter inside and on the output of a macro with direct feedthroughs.

This has been fixed in software version 2.1




End of Record #4943 - Last Modified: 04/28/99 14:51

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!