Answers Database


1.5i, 2.1i Map - 4KXLA design seg faults in Map after "Removing unused logic..."


Record #4991

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.5i

Problem Title:

1.5i, 2.1i Map - 4KXLA design seg faults in Map after "Removing unused logic..."


Problem Description:
A case has been seen where map crashes due to a bug involving constant
pushing into CLBs that result from 5-input EQNs.


Solution 1:

Possible workarounds:

   1. don't use 5-input EQNs - Many synthesis tools give best results when
      targetting 4-input EQNs

   2. If 5-input EQNs are required, then if possible, force the synthesis tool
      to output ROMs (constants are not pushed into ROMs) or F and HMAPs to
      implement the 5-input function

   3. add NOMERGE to all 5-input EQN inputs - constants are not pushed
      thru NOMERGE

This problem will be fixed in the first major release (as yet unnamed) after version 2.1i.




End of Record #4991 - Last Modified: 06/26/99 14:09

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!