Answers Database


Foundation F1.5, Timing Simulator: Metastable operation not accurately simulated


Record #5057

Product Family: Software

Product Line: Aldec

Product Part: Foundation Logic Simulator

Product Version: 1.5

Problem Title:
Foundation F1.5, Timing Simulator: Metastable operation not accurately simulated


Problem Description:
Urgency: Standard

General Description:
When a metastable operation occurs in timing simulation in the
Foundation simulator, the simulator does not go stable until either
a clear, a preset, or the next clock cycle is encountered.


Solution 1:

When the actual device goes into a metastable operation, it recovers
within 1ns and the design continues on. This is outlined in Application
Note XAPP094: Metastable Recovery and on page 13-57 of the
1998 Xilinx Databook.




End of Record #5057 - Last Modified: 12/01/98 16:09

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!