Answers Database


1.5i Virtex Map - FATAL_ERROR:xvkma:xvkmapper.c:1691:1.112 - Cannot satisfy LOC/RLOC constraint


Record #5113

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.5i

Problem Title:

1.5i Virtex Map - FATAL_ERROR:xvkma:xvkmapper.c:1691:1.112 - Cannot satisfy LOC/RLOC constraint



Problem Description:
Urgency: Standard

General Description: A particular design targeting a V1000 gives the following error: FATAL_ERROR:x vkma:xvkmapper.c:1691:1.112 - Cannot satisfy LOC/RLOC constraint on comp turn.u/inst203 Process wil l terminate. Please call Xilinx support.



Solution 1:

This problem is resolved in version 2.1 due to be released in June 1999.




End of Record #5113 - Last Modified: 03/23/99 12:05

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!