Answers Database


V1.5, V1.4 COREGEN DATASHEET, 4K RAM: CLB utilization formula is incorrect for odd-valued Single Port 4K RAM sizes (sizes of the form 2N+1)


Record #5209

Product Family: Software

Product Line: Coregen

Product Part: Coregen datasheets

Problem Title:
V1.5, V1.4 COREGEN DATASHEET, 4K RAM: CLB utilization formula is incorrect for odd-valued Single Port 4K RAM sizes (sizes of the form 2N+1)



Problem Description:
Urgency: standard

General Description:
Table 2 in the Synchronous (Single Port) RAM datasheet
incorrectly indicates that for datawidths of the form, 2N + 1
(odd number data widths), the CLB utilization is N.

This is incorrect.


Solution 1:


The correct value is N+1 and is solely dependent on the fact
that there are only two flipflops per CLB in the 4K
architecture.




End of Record #5209 - Last Modified: 06/30/99 07:05

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!