![]() |
|
![]() |
|
Answers Database
LogiCORE PCI: Device Resource Utilization summary
Record #5253
Product Family: Documentation Core Device I/O Used Slices used ======================================================= PCI32 Master XCV300 BG432 17% 12% PCI64 Master XCV300 BG432 28% 12%PCI64 Master XCV1000 FG680 17% 3% =======================================================Master XC4013XLA PQ208 101 268 - 398 Master XC4013XLA PQ240 135 268 - 398 Master XC4028XLA HQ240 135 716 - 846 Master XC4062XLA HQ240 135 1996 - 2126 Master XC4062XLA BG432 295 1996 - 2126 ======================================================= Master XCS30 PQ208 107 308 - 424 Master XCS30 PQ240 141 308 - 424Master XCS40 PQ208 107 516 - 632 Master XCS40 PQ240 141 516 - 632 ======================================================= Master XCS20XL TQ144 60 190 - 248 Master XCS30XL PQ208 107 308 - 424Master XCS30XL PQ240 141 308 - 424 Note: The CLB usage will depend upon factors such as number and size of the BARs, zero vs. one wait state design, medium vs. slow decode and the size of FIFO. End of Record #5253 - Last Modified: 07/26/99 11:48 |
| For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips! |