Answers Database


SIMPRIMS: The INIT parameter is incorrectly defined for the X_LUT* Verilog models for Alliance 1.5


Record #5270

Product Family: Software

Product Line: Merged Core

Product Part: simprims

Problem Title:
SIMPRIMS: The INIT parameter is incorrectly defined for the X_LUT* Verilog models for Alliance 1.5



Problem Description:
Urgency: Standard

General Description:
The INIT parameter is incorrectly defined in the following model
in Xilinx Alliance 1.5 toolset:

module X_LUT4 (OUT, ADR0, ADR1, ADR2, ADR3);

   parameter [3:0] INIT = 4'h0;

endmodule


Solution 1:

The VMD files (located at $XILINX/verilog/data) for
the X_LUT can be modified to change the INIT:

In X_LUT4 change
parameter [3:0] INIT = 4'h0;
to
parameter [15:0] INIT = 16'h0000;

Similar changes can be made to X_LUT3 and X_LUT2

This is fixed in the Alliance 2.1i




End of Record #5270 - Last Modified: 06/28/99 17:03

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!