Answers Database


LogiCORE PCI32 4000XLT: Incorrect 'MIN' clock delay value used to compute the setup time


Record #5272

Product Family: Documentation

Product Line: PCI Apps

Product Part: PCI Design Solutions

Problem Title:
LogiCORE PCI32 4000XLT: Incorrect 'MIN' clock delay value used to compute the setup time


Problem Description:
Urgency: Standard

General Description:

The "min" clock delay used to compute the SETUP timing
constraints in the 62xb431_1.ucf file is incorrect.
The value, 3.8ns should be used instead of 3.4ns.


Solution 1:

As 3.4ns results in a tighter constraint and the SETUP
timespecs are fully controlled by the guide file, there is no
issue.

No change in the UCF file is required




End of Record #5272 - Last Modified: 10/01/99 14:34

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!