Answers Database


LogiCORE PCI32 4000: The recorder module in compliance testbench does not get bound in the Express Flow


Record #5276

Product Family: Documentation

Product Line: PCI Apps

Product Part: PCI Design Solutions

Problem Title:
LogiCORE PCI32 4000: The recorder module in compliance testbench does not get bound in the Express Flow



Problem Description:
Urgency: Standard

General Description:

Due to sequence sensitivity of HDL compilers, the recorder module in the
compliance testbench does not get bound in the Verilog/VHDL FPGA Express
flow. Thewaves.tbl file is not created as a result of this.


Solution 1:

Reorder the files listed in the testbnch.init file for the master compliance
testbench and testbnch.targ file for the slave compliance testbench. The file
testbnch.init can be found in /pcim/vhdl_exp/comply (VHDL) and
/pcim/ver_exp/comply (Verilog). The file testbnch.targ can be found in
/pcis/vhdl_exp/comply (VHDL) and /pcis/ver_exp/comply (Verilog). The
recorder.vhd (VHDL) or recorder.v (Verilog) should be compiled before the
pci_func.vhd




End of Record #5276 - Last Modified: 10/01/99 14:39

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!