Answers Database


M1.5i: Virtex Timing - Par and TRCE report different numbers for the same design.


Record #5326

Product Family: Software

Product Line: FPGA Implementation

Product Part: Timing Analyzer

Product Version: 1.5i

Problem Title:
M1.5i: Virtex Timing - Par and TRCE report different numbers for the same design.


Problem Description:
Urgency: High

General Description: A timing summary report from PAR and
TRCE for the same NCD and PCF are different.

In this situation the delays reported by PAR are incorrect. The delays
reported by TRCE/TA are correct and should be utilized to verify
design performance.



Solution 1:

A fix for this problem is included in the 1.5i Service Pack 2. For details
on this Service Pack see http://www.xilinx.com/techdocs/5887.htm




End of Record #5326 - Last Modified: 05/19/99 09:42

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!