Answers Database


M1.5i/2.1i: Prohibiting multi-purpose configuration pins.


Record #5429

Product Family: Software

Product Line: FPGA Implementation

Product Part: Timing Analyzer

Product Version: 1.5

Problem Title:
M1.5i/2.1i: Prohibiting multi-purpose configuration pins.


Problem Description:
Urgency: Standard

General Description: In order to simplify board design, user tend to
prohibit multi-purpose configuration pins. What are those pins and
how are they prohibited?


Solution 1:

There are several special purpose pins available for user IO after
configuration. A majority of these pins the direct instantiation to use
them. For example: TDO, MD1, etc. There are specific primitives that
must be used in order utilize these pins. They can not be prohibited
or pin locked.

However, there are some special purpose pins that PAR can use.
These pins can be prohibited in the ucf file:

CONFIG PROHIBIT = P34;

The following is a list of special purpose pins. It is dependent on
package not on family.

THIS IS FOR 4000E AND 4000X FAMILIES


           PC84 PQ100 VQ100 PG120 TQ144 PG156

HDC		P36	P31	P28	A13	P40	D14	
LDC		P37	P33	P30	C13	P44	C16	
INIT		P41	P39	P36	F13	P53	H15	
RDY/BUSY	P70	P74	P71	N3	P102	P5	


           TQ176 PG191 HQ208 BG225 BG256 HT144

HDC		P48	E16	P58	P3	W4	P40	
LDC		P52	E17	P62	P4	Y4	P44	
INIT		P65	J16	P77	P8	W11	P53	
RDY/BUSY	P126	V2	P148	C15	D18	P102	


		PQ160	HQ160	HT176	PG223
		
HDC		P44	P44	P48	E16
LDC		P48	P48	P52	E17
INIT		P59	P59	P65	J16	
RDY/BUSY	P114	P114	P126	V2


           PQ240 HQ240 PG299 HQ304 BG352 PG411

HDC		P64	P64	C19	P225	AD23	C37	
LDC		P68	P68	C20	P221	AE23	G35	
INIT		P89	P89	K19	P192	AF14	W37	
RDY/BUSY	P174	P174	V5	P85	G4	AW7	


           PG559 PQ208 PG475 BG432 BG560

HDC		C41	P58	G35	AH27	AK29
LDC		K36	P62	C41	AH26	AJ27
INIT		AA39	P77	Y38	AK16	AJ17
RDY/BUSY	AW9	P148	AY6	F2	G4



THIS IS FOR VIRTEX

           PQ240 HQ240 BG256 BG352 BG432 BG560

INIT		P123	P123	U18	AD2	AJ2	AH5
BUSY/DOUT	P178	P178	D18	E4	D3	D4





End of Record #5429 - Last Modified: 07/13/99 15:22

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!