Answers Database


1.5i Virtex MAP - ERROR:baste:263 - The LOC constraint "M19" (a PCIIOB location) ...


Record #5458

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Problem Title:

1.5i Virtex MAP - ERROR:baste:263 - The LOC constraint "M19" (a PCIIOB location) ...


Problem Description:
Locate attibute on OBUFT fails Virtex PCIIOB location:

ERROR:baste:263 - The LOC constraint "M19" (a PCIIOB location) is not valid for OBUFT symbol "LO_A0_ A_OBUF" (output signal=LO_A0_A, enable signal=un270_i), which is being mapped to the following site types:
      TBUF
      IOB
ERROR:xvkma - IOB PAD LO_A0_A.PAD cannot merge IO buffer LO_A0_A_OBUF, incompatible loc constraint. ERROR:xvkma - IOB PAD LO_A0_A.PAD does not have a valid IO buffer.





Solution 1:

A work around is to place LOC properties on Pad Nets instead:

   NET "net_name" LOC = "M19" ;

Where net_name is the net connecting the OPAD to the OBUFT.




End of Record #5458 - Last Modified: 01/22/99 15:39

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!