Answers Database M1.5i LOGIBLOX: XC9500 Up/Down counters with bit widths greater than or equal to 9 bits do not count correctly. Record #5466 Product Family: Software Product Line: FPGA Implementation Product Part: logiblox Product Version: 1.5i Problem Title: M1.5i LOGIBLOX: XC9500 Up/Down counters with bit widths greater than or equal to 9 bits do not count correctly. Problem Description: Urgency : hot General description : LogiBLOX XC9500 Up/Down counters produced for the 9500 architecture do not count correctly. The incorrect count sequence is observed both in simulation and in the implemented module. Solution 1: This problem has been fixed in the 2.1i release. If this is not available, the 8-bit Up/Down counter works correctly, so as a workaround you can cascade counters of 8 bits or less together to create larger counters. End of Record #5466 - Last Modified: 10/26/99 09:37

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!