Answers Database


Timing Simulation: How to Generate the Testfixture file, time_sim.tv, for an existing implementation


Record #5508

Product Family: Software

Product Line: FPGA Implementation

Product Part: ngd2ver

Product Version: 1.5i

Problem Title:
Timing Simulation: How to Generate the Testfixture file, time_sim.tv, for an existing implementation



Problem Description:
Urgency: Standard

General Description:

An existing implementation of a large design did not generate
a testfixture file, time_sim.tv, for whatever reason. This may
be an afterthought for some designers who may not want
to run through the entire implementation again just for this
file.


Solution 1:

Solution:
   + Open a command prompt.
   + Goto the rev directory of existing implentation
   + Type the following on the command line:
        ngd2ver -w - tf projname.nga time_sim.v
   + The timing simulation files will be regenerated, and will include the
       time_sim.tv file.




End of Record #5508 - Last Modified: 04/05/99 14:27

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!