Answers Database


1.5i Virtex PAR -Placer hangs on a virtex design.


Record #5521

Product Family: Software

Product Line: FPGA Implementation

Product Part: par

Problem Title:

1.5i Virtex PAR -Placer hangs on a virtex design.


Problem Description:
A case has been seen where the placer ran overnight with no progress being made. It was determined that this occured because the design contained more than 2**16 signals


Solution 1:

A fix for this problem is included in the 1.5i Service Pack 1. For details
on this Service Pack see http://www.xilinx.com/techdocs/5514.htmInternet Link




End of Record #5521 - Last Modified: 02/17/99 16:23

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!