Answers Database


1.5i Bitgen - Bitgen does not switch startup clock options for Virtex.


Record #5537

Product Family: Software

Product Line: FPGA Implementation

Product Part: bitgen

Problem Title:

1.5i Bitgen - Bitgen does not switch startup clock options for Virtex.


Problem Description:
The Virtex bitgen code does not switch StartupClk to UserClk when there is a signal connected to the
  startup clock pin. This is inconsistent with all other families.


Solution 1:

A fix for this problem is included in the 1.5i Service Pack 1. For details
on this Service Pack see http://www.xilinx.com/techdocs/5514.htmInternet Link




End of Record #5537 - Last Modified: 02/20/99 19:05

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!