Answers Database


M1.5i Virtex Timing - Timing tools are not heeding DUTY_CYCLE_CORRECTION parameter.


Record #5550

Product Family: Software

Product Line: FPGA Implementation

Product Part: Timing Analyzer

Product Version: 1.5i

Problem Title:
M1.5i Virtex Timing - Timing tools are not heeding DUTY_CYCLE_CORRECTION parameter.


Problem Description:
Urgency: Standard

General Description:
The timing engine is ignoring the DUTY_CYCLE_CORRECTION
parameter when passing a NET PERIOD constraint though the
CLKDLL.


Solution 1:

A fix for this problem is included in the 1.5i Service Pack 2. For details
on this Service Pack see http://www.xilinx.com/techdocs/5887.htm




End of Record #5550 - Last Modified: 05/20/99 10:42

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!