Answers Database


1.5i Virtex PAR - Router is routing backbone net to IOB CLK pins incorrectly.


Record #5554

Product Family: Software

Product Line: FPGA Implementation

Product Part: par

Product Version: 1.5i

Problem Title:

1.5i Virtex PAR - Router is routing backbone net to IOB CLK pins incorrectly.


Problem Description:
The router is routing a backbone clock net to the IOB CLK pins incorrectly. It is routing off of ve rtical long lines instead of the backbone horizontal. This increases the skew to the IOBs by about
3.0ns or 50% of the total delay.



Solution 1:

A fix for this problem is included in the 1.5i Service Pack 1. For details
on this Service Pack see http://www.xilinx.com/techdocs/5514.htmInternet Link




End of Record #5554 - Last Modified: 02/20/99 20:35

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!