Answers Database


1.5i Virtex Bitgen - Memory cell programming for Virtex I/O standards need to change for SSTL2 I/II


Record #5558

Product Family: Software

Product Line: FPGA Implementation

Product Part: bitgen

Product Version: 1.5i

Problem Title:

1.5i Virtex Bitgen - Memory cell programming for Virtex I/O standards need to change for SSTL2 I/II



Problem Description:
The memory cell values for the SSTL2 I and SSTL2 II I/O standards have changed because of changes to
  the JEDEC spec for these standards.


Solution 1:

A fix for this problem is included in the 1.5i Service Pack 1. For details
on this Service Pack see http://www.xilinx.com/techdocs/5514.htmInternet Link




End of Record #5558 - Last Modified: 02/20/99 20:48

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!