Answers Database


1.5i Virtex Map - FATAL_ERROR xvkma:xvkmapper:c:1691:1.112 - Cannot satisfy LOC/RLOC constraint on


Record #5568

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.5i

Problem Title:

1.5i Virtex Map - FATAL_ERROR xvkma:xvkmapper:c:1691:1.112 - Cannot satisfy LOC/RLOC constraint on



Problem Description:
FATAL_ERROR xvkma:xvkmapper:c:1691:1.112 - Cannot satisfy LOC/RLOC constraint on comp U1/$I7.

This case involves an attempt to pack a LUT with the MULT_AND in the same slice.


Solution 1:

A fix for this problem is included in the 1.5i Service Pack 1. For details
on this Service Pack see http://www.xilinx.com/techdocs/5514.htmInternet Link




End of Record #5568 - Last Modified: 03/05/99 14:27

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!