|
|
|
|
|
|
Answers Database
1.5i PAR - Bogus PAR error regarding VREF : ERROR: xvkap:61
Record #5757
Product Family: Software General Description: Par gives a bogus error when a PCI66_3 output buffer is LOC'ed to a Vref pin when there is no input signals in the design that use a Vref pin. ERROR:xvkap:61 - IOB $NET00006_ with SelectIO standard PCI66_3 requires a Vref. The site (PAD170 AB 4) it occupies is a Vref site in Bank[3]. ERROR:xvkap:29 - Due to Virtex SelectIO banking constraints, the IOBs in your design cannot be autom atically placed. ERROR:xvkap:61 - IOB $NET00006_ with SelectIO standard PCI66_3 requires a Vref. The site (PAD170 AB 4) it occupies is a Vref site in Bank[3]. ERROR:xvkap:29 - Due to Virtex SelectIO banking constraints, the IOBs in your design cannot be autom atically placed ERROR:xvkap:61 - IOB $NET00006_ with SelectIO standard PCI66_3 requires a Vref. The site (PAD170 AB 4) it occupies is a Vref site in Bank[3]. ERROR:xvkap:29 - Due to Virtex SelectIO banking constraints, the IOBs in your design cannot be autom atically placed Solution 1: A fix is now available to correct this problem in 1.5i Service Pack 2: ftp://ftp.xilinx.com/pub/swhelp/M1.5i_updates/15i_sp2_fpga3_pc.zip  CAUTION: This FTP Update is intended as a fast response for the issue mentioned only. The risk inherent in this fast response is that there is not enough time or resources available for the full regression testing that is done for the Service Pack Updates and there is a higher risk of introducing new problems. It is recommended that customers always install the latest Service Pack Update, but only install FTP Updates when needed to resolve specific issues. This file is compatible with 1.5i Service Pack 2 only and should be installed after the 1.5i SP2 Implementation Tools Update has been installed. End of Record #5757 - Last Modified: 04/29/99 14:29 |
| For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips! |