Answers Database


1.5i Map - A case has been seen where -pr b option drops an inversion between flop and BUFT.


Record #5810

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.5is1

Problem Title:

1.5i Map - A case has been seen where -pr b option drops an inversion between flop and BUFT.


Problem Description:
Urgency: standard

General Description:
If a Virtex design has a flip flop connected to an inverter and the output of the inverter enables a
  BUFT, the design is mapped with the correct logic. When the -pr b option is used to push the flop i
nto the IOB, the inveris lost, corrupting the logic.


Solution 1:

This problem has been corrected for version 2.1i.




End of Record #5810 - Last Modified: 06/26/99 16:30

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!