Xilinx Answer #5941 : Virtex: For the IO timing numbers, what capacitive load was used?

Answers Database

Virtex: For the IO timing numbers, what capacitive load was used?

Record #5941
Product Family: Hardware

Product Line: Virtex

Product Part: V300

Problem Title:

Virtex: For the IO timing numbers, what capacitive load was used?

Problem Description:
Urgency: Stadard

General Description: For the Virtex IO timing numbers published in the data
sheet, what capacitive load was used to determine these numbers?

Solution 1:

LVCMOS2: 35pF LVTTL_*: 35pF HSTL (I, III, IV): 20pF SSTL2 (I, II): 30pF SSTL3 (I, II): 30pF
CTT: 20pF
GTL, GTL+: 0pF
PCI_33_5: 50pF
PCI_33_3: 10pF
PCI_66_3: 10pF
AGP: 10pF

End of Record #5941 - Last Modified: 08/06/99 15:39

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!