Answers Database


Foundation F1.5i Service Pack 2: How to add new CPLD/FPGA devices into the Foundation parts selector


Record #6028

Product Family: Software

Product Line: Aldec

Product Part: Foundation Project Manager

Problem Title:
Foundation F1.5i Service Pack 2: How to add new CPLD/FPGA devices into the Foundation parts selector



Problem Description:
Urgency: Hot

General Description:
How to target the new CPLD/FPGA parts such as 9572XL CS48, 4013XL
CB228,	and V300 BG256	from Foundation.


Solution 1:

To be able to target these new CPLD/FPGA parts within a Foundation
schematic project, go to the $Xilinx/Active/exe directory and open the
F15.fam file in your favorite text editor. In this file, add the following lines under the appropriate 9572XL, 4013XL, or specific Virtex device section.
Save this file and then reinvoke the Foundation Project Manager to see
these changes take affect.


9572XLCS48=5,7,10

95288XLBG256=6,10

4013XLCB228=08,09,1,2,3
4013XLPG223=08,09,1,2,3

V50CS144=4,5,6
V50TQ144=4,5,6

V100CS144=4,5,6
V100FG256=4,5,6
V100TQ144=4,5,6

V150BG256=4,5,6
V150FG256=4,5,6
V150FG456=4,5,6

V200BG256=4,5,6
V200FG256=4,5,6
V200FG456=4,5,6

V300FG456=4,5,6

V400FG676=4,5,6

V600FG676=4,5,6
V600FG680=4,5,6

V800FG676=4,5,6
V800FG680=4,5,6

V1000FG680=4,5,6



Solution 2:

The proper flow to use when targetting these new CPLD/FPGA parts within
a Foundation HDL project is described in the following steps:

1. Follow the steps in Resolution 1 to enter the new devices in the
Foundation Project Manager.

2. Click on the Synthesis button and select the closest available part - pick
the same family and size you wish to target. Click "Run" to synthesize.
This will create a new Version.

3. After synthesis has completed, right click on the "Optimized" structure
and select "Target New Device". Select the device you wish to target
and click OK to create a new Revision.

4. Right click on this new version and select "Implement" to place and
route the design.

NOTE: Do not use the Implementation flow button, as this will take the
netlist directly from Express, which will have the incorrect part specified.
If you wish to modify your implementation options, select Implementation
-> Options before step 4.




End of Record #6028 - Last Modified: 04/29/99 14:13

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!