Answers Database


MAP: 1.5i: ERROR:baste:180 - "RLOC" suffix on. . .


Record #6035

Product Family: Software

Product Line: FPGA Implementation

Product Part: map

Product Version: 1.5i

Problem Title:
MAP: 1.5i: ERROR:baste:180 - "RLOC" suffix on. . .


Problem Description:
URGENCY: standard

GENERAL DESCRIPTION:
When implementing a virtex design, the following error may come up in MAP:

ERROR:baste:180 - "RLOC" suffix on FDCE symbol "$I53/$I79" (output signal=Q<0>)
    conflicts with one higher in the design.


Solution 1:

This error occurs in Virtex designs with multiple levels of hierarchy.
There are RLOCs on the lower levels and the higher levels.
The Sx extentions do not apply on the upper levels of the hierarchy.
Use only RLOC = R#C# at the higher level.




End of Record #6035 - Last Modified: 04/09/99 10:12

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!