Answers Database A1.5isp2/F1.5isp2: 9500XL Designs with FDCE, FDPE, or other CE elements require this new jedec file creation update. Record #6040 Product Family: Software Product Line: CPLD Implementation Product Part: hprep6 Product Version: 1.5is2 Problem Title: A1.5isp2/F1.5isp2: 9500XL Designs with FDCE, FDPE, or other CE elements require this new jedec file creation update. Problem Description: Urgency: Hot General Description: Designs with elements using the CE work in functional and timing simulations but do not behave as expected when downloaded to the part. Update available for Service Pack2. Solution 1: The patch which contains this addition should be installed on top of the Service Pack 2 for 1.5i. Please refer to solution record 6427 for a detailed description of the additions with this patch and the ftp site location for downloading it. (Xilinx Solution 6427) End of Record #6040 - Last Modified: 02/24/00 11:54

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!