Answers Database


2.1i: TRCE/Timing Analzyer The Datasheet Report is inconsistent with verbose path report


Record #6094

Product Family: Software

Product Line: FPGA Implementation

Product Part: trce

Product Version: 2.1i

Problem Title:

2.1i: TRCE/Timing Analzyer The Datasheet Report is inconsistent with verbose path report


Problem Description:
Urgency: Standard

General Desciption:
Why does the Datasheet Report account for skew on non-dedicated
clock resources, while the normal path report does not?


Solution 1:

The detailed report will not include skew between uncommon clock
sources in the default period analysis report, but the datasheet report
and the STAMP model must include this skew because it effects the
external timing model.




End of Record #6094 - Last Modified: 06/26/99 08:15

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!