Answers Database


F1.5i: Functional/Gate level Simulation on flatten EDN give 'Warning 9199: Unknown component - U1, sym_name.


Record #6113

Product Family: Software

Product Line: Aldec

Product Part: Foundation Logic Simulator

Product Version: 1.5is1

Problem Title:
F1.5i: Functional/Gate level Simulation on flatten EDN give 'Warning 9199: Unknown component
- U1, sym_name.



Problem Description:
Keyword: EDN, EDIF, create, macro, from, netlist

Urgency: Standard

General Description:
Functional gate level simulation can be generally done by clicking
the simulation button from schematic editor. However, when done
on a project with symbol created from netlist; this result in several
similar warnings:
Loading - M1616SR5
    Forcing zero-delay default timing values
Warning 9199: Unknown component - U1, VREG16E1
Warning 9199: Unknown component - U10, M16X2SR1
Warning 9199: Unknown component - U11, DEL2X3_0
Warning 9199: Unknown component - U12, ADD18SR0
Warning 9199: Unknown component - U13, REG2RE0

All the components and its functionality are instantiated in the flatten netlist (.EDN file). However, simulating this design result in unknown (Z) value.






Solution 1:

Foundation gate simulator is not translating the lower level simulation
modules appropriately. There are two workaround for this:

1. To simulate the particular netlist(edn file) by itself:
     Go to Project Manager window-> Tools->Simulation/Verification->
     Gate Simulator.
     On the popup window, select 'netlist to load', click OK, then select
     the netlist -> open, and you are ready to simulate.

2. To simulate your whole project with the netlist in it:
      Click on the implementation button on Project Manager (PM)
      Window -> Run the design and stop after translate (the first step).
      In PM window, click on Tools->Simulation/Verification-> Checkpoint
      Gate simulation Control...->select an NGD file and click OK->you are
      ready to simulate.





End of Record #6113 - Last Modified: 06/04/99 08:55

For the latest news, design tips, and patch information on the Xilinx design environment, check out the Technical Tips!